Ambiq  Logo

Ambiq

Sr. Staff Engineer - Digital Design Verification

Reposted 2 Months Ago
Be an Early Applicant
Easy Apply
In-Office
Austin, TX
Senior level
Easy Apply
In-Office
Austin, TX
Senior level
Lead end-to-end digital verification for complex SoCs, developing UVM/SystemVerilog testbenches, SoC-level C/C++ tests, automation, coverage goals, debugging, and collaborate with design teams to ensure production-ready silicon.
The summary above was generated by AI

Company Overview

Ambiq is on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.

Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 300 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.

Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.

We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.

At Ambiq, we live by five values: Innovate. Collaborate. Focus. Learn. Achieve.

If that's you, join us — the intelligence everywhere revolution starts here.


Responsibilities

You will be responsible for verifying complex digital designs, including Systems-on-Chip (SoCs) with multiple CPUs, digital signal processors, security hardware, interconnects, and peripheral logic supporting IoT and edge-compute applications.

The ideal candidate is a self-starter who takes full ownership of verification efforts and consistently delivers high‑quality, production‑ready silicon.

Key responsibilities include:

  • Own and execute end-to-end digital verification at block, sub-system, and full-chip (SoC) levels
  • Develop detailed verification plans aligned with architecture and design specifications
  • Perform SoC-level verification using full-chip simulation and regression environments
  • Architect and implement scalable, reusable UVM-based testbenches using SystemVerilog
  • Develop comprehensive test scenarios, stimulus, monitors, and checkers to achieve robust functional coverage
  • Drive constrained-random and directed testing, including scoreboarding and self-checking mechanisms
  • Develop and maintain C/C++ based verification libraries and tests for SoC-level validation
  • Automate verification flows for regressions, coverage collection, and results reporting
  • Define, track, and close functional and code coverage goals
  • Utilize advanced debugging methodologies to isolate and resolve complex design and verification issues
  • Perform root-cause analysis and collaborate closely with design teams to drive fixes
  • Ensure verification quality meets or exceeds project, schedule, and industry standards

Experience with edge-based AI inference workloads is a plus.

Requirements
  • BSEE or MSEE with 8–12 years of hands-on digital design verification experience
  • Proven track record of multiple tape-outs with silicon functioning to specification
  • Strong experience in block-level, sub-system, and full-chip SoC verification
  • Ability to define and manage verification deliverables, milestones, and schedules
  • Proactively identify verification risks and implement mitigation strategies
  • Experience working with complex SoCs integrating multiple 3rd-party IPs and VIPs
  • Strong collaboration skills to work effectively with design, architecture, and software teams
  • Excellent communication skills for reporting status, issues, and progress to stakeholders
Technical Skills
  • Design Verification:
    • SystemVerilog, UVM, Verilog
    • Functional and code coverage methodologies
    • Constrained-random verification and scoreboarding
  • SoC & Software-Based Verification:
    • C/C++ based verification in SoC environments (required)
    • Experience with processor-based systems (ARM and/or RISC‑V preferred)
  • Architectures & Protocols:
    • ARM or RISC‑V processor-based SoCs
    • AMBA protocols (AXI, AHB, APB)
    • DMA, flow control, and standard serial interfaces
  • Scripting & Automation:
    • Python, Perl, Makefile
  • Low Power (Digital):
    • Experience verifying low-power digital architectures and features is highly desirable
Preferred Experience
  • Security IPs (Crypto, OTP)
  • DSP and compute-heavy digital subsystems
  • High-performance or low-power SoC architectures
  • Edge AI / ML workload enablement

**Must be currently authorized to work in the United States for any employer. 

Similar Jobs at Ambiq

One Month Ago
Easy Apply
In-Office
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Own end-to-end digital design verification for complex SoCs at block, subsystem, and full-chip levels. Develop UVM/SystemVerilog testbenches, verification plans, constrained-random and directed tests, scoreboards, coverage models, and C/C++ SoC validation libraries. Automate regressions and reporting, debug failures, perform root-cause analysis, and collaborate with architecture, design, and software teams. The role requires managing verification milestones, risks, and deliverables through multiple successful tape-outs.
Top Skills: AhbAmbaApbArmAxiCC++Code CoverageConstrained-Random VerificationDmaFunctional CoverageMakefilePerlPythonRisc-VScoreboardingSocSystemverilogUvmUvm-Based TestbenchesVerilog
2 Days Ago
Easy Apply
In-Office
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Provides technical leadership for embedded MCU software development focused on Secure Boot ROM, secure bootloaders, SDK security, cryptographic operations, HAL, and BSP development. Leads security feature implementation from design through production, including FPGA and silicon testing, debugging, automated testing, and cross-functional collaboration. Requires deep expertise in ARM architectures, bare-metal and RTOS systems, embedded security, C/C++, Python, and low-level hardware/software debugging.
Top Skills: AesArm ArchitecturesArm CompilersBashCC++Ci/CdCryptocellEccEclipseFpgaGccGitI2CIarJtagKeilPkiPythonRsaRtosSaleaeSecure BootSpiTrustzoneUart
9 Days Ago
Easy Apply
In-Office
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Leads architecture, specification, transistor-level design, verification, layout supervision, validation, and production release of complex analog and mixed-signal IC subsystems. The role addresses power management, clocking, data conversion, advanced-node design, manufacturing test, and post-silicon characterization. It also guides senior engineers, leads technical reviews, resolves cross-functional issues, and supports product development and customer problem resolution.
Top Skills: 12Nm22NmAnalog Ic DesignAnalog LayoutManufacturing TestMixed-Signal Ic DesignParasitic ExtractionPost-Layout VerificationSilicon ValidationSubthreshold Circuit DesignTransistor-Level Circuit Design

What you need to know about the Bristol Tech Scene

Along with Gloucester, Swindon and Bath, Bristol is part of the "Silicon Gorge" tech hub, a region in the U.K. renowned for its high-tech and research-driven industries, with a particular emphasis on sustainability and reducing environmental impact. As the European Green Capital, Bristol is home to 25,000 cleantech companies, including Baker Hughes and unicorn Ovo Energy. The city has committed to achieving net-zero emissions within the next decade.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account